#### **HPC Performance & Architectures**

2024 NSF CyberTraining Workshop Jan. 8, 2024 – Jan. 19, 2024 Clarkson University



# **Topics of this Lecture**

- Performance Evaluation
- HPC Architectures
- Process vs. Thread



### **Performance**

#### § **Determine which computer is best suited for a given (set of) application(s)?**

- § Gaming PC or MacBook Pro?
- § Cluster or fat server? Fast CPU? Intel or AMD or GPU???
- Which applications? Which input/data sets?

#### § **Validate impact of new optimization / implementation / parallelization strategy and present to others**

- § Results need to be interpreted and potentially reproduced by external people
- Compare with other / previous work
- Justify efficient usage of expensive resources
- § **Determine capabilities for individual parts of the computer**
	- Data transfer / IO / computational capabilities
	- Often required to quide optimization strategies



### **Performance - Metrics**

- § **Performance = WORK / TIME**
- § **"Pure" metrics – basic choices for "WORK"**
	- § **MFlop/s: Millions of Floating Point Operations per Second**
	- § **MFlop/s = Number of Floating Point Operations executed / 106 \* TIME**
	- § **MIPS: Millions of Instructions per Second**
	- § **MIPS = Number of Instructions Executed / 106 \* TIME**
- § **How to determine WORK, e.g. "Floating Point Operations"**
	- Count them manually (high level code / algorithm)
- **Use CPUs event counter**  $\rightarrow$  **e.g., LIKWID Toolkit (like likwid-perfscope on** Ubuntu)



### **Performance Optimization**

- § **"My vector update code runs at 2,000 MFlop/s on a 2GHz processor!**
- § **Great – isn't it?**



à **Define WORK carefully – independent of implementation issues**



## **Performance – Metric Choice**

■ **Iterations:** Total number of loop iterations performed: WORK = n iterations à Performance metric**: Iterations / s**

§ **Lattice Site/ Cell / Particle Updates:** Often used for stencil codes or Lattice Boltzmann fluid solvers: WORK = number of sites/cells/particles to be updated/computed

à Performance metric**: Cell updates / s**

§ **Physical simulation time:** Often used in molecular dynamics codes: WORK = Physical time (e.g. nanosenconds) a system is propagated à Performance metric: **nanoseconds / day**

§ **Complete problem solution:** WORK: "1" well defined problem à Performance metric**: 1 / s**



#### **Performance – Time**

- § Simplest performance metric ("Bestseller"): 1 / TIME
	- **Measures time to solution**
	- Carefully specify the "problem" you solved!
	- Best metric thinkable, but not intuitive in all situations
- Problem: Which TIME?
- $\blacksquare$  I INUX / UNIX command  $\pm$ ime :

```
yuliu@yuliu-server:~$ time sleep 30
```
real 0m30.003s

user 0m0.002s

sys 0m0.001s

**real** refers to actual elapsed time; **user** and **sys** refer to CPU time used only by the process.



# **Performance – Time (Cont.)**

- § **Stay away from CPU time – it's evil!**
- Elapsed time (walltime) is the time you wait for your result!
- **Measuring walltime within code on UNIX (-like) systems** 
	- **Use** gettimeofday() to measure timestamps:

```
#include <sys/time.h>
```

```
double timestamp(void){
struct timeval tp;
gettimeofday(&tp, NULL);
return((double)(tp.tv_sec + tp.tv_usec/1000000.0)); }
```
§ WALL**TIME**:= Difference of two timestamps!



# **Performance – Impact Factors**

§ For a given code/problem performance may be influenced by many factors



- For reproducibility of performance results all critical factors need to be reported!
- Sensibility and stability analysis!
- Statistics fluctuations between runs

![](_page_8_Picture_6.jpeg)

# **Topics of this Lecture**

- Performance Evaluation
- HPC Architectures
- Process vs. Thread

![](_page_9_Picture_4.jpeg)

## **Parallel Computers**

§ **Parallel Computing: A number of compute elements solve a problem in a cooperative way**

§ **Parallel Computer: A number of compute elements connected such way**

**to do parallel computing for a large set of applications**

§ **Classification according to Flynn: SISD, MISD, SIMD, Multiple Instruction Multiple Data (MIMD)**

![](_page_10_Figure_5.jpeg)

![](_page_10_Picture_6.jpeg)

#### **Parallel Computers - Classifications**

**Classification according to address space organization:** 

- Shared-memory Architectures: Cache-Coherent Single Address Space
- Distributed-memory Architectures No (Cache-Coherent) Single Address Space
- § Hybrid architectures containing both concepts are state-ofthe art

![](_page_11_Figure_5.jpeg)

![](_page_11_Figure_6.jpeg)

![](_page_11_Picture_7.jpeg)

### **Shared-Memory Arch.**

- § **Shared memory computers provide**
	- § **Single shared address space for all processors**
	- **All processors share the same view of the address** space!
- § **Two basic categories of shared memory systems**
	- § **Uniform Memory Access (UMA):**

 Memory is equally accessible to all processors with the same performance (Bandwidth & Latency)

§ **Cache-coherent Non Uniform Memory Access (ccNUMA)**: Memory is physically distributed: Performance (Bandwidth & Latency) is different for local and remote memory access

![](_page_12_Picture_8.jpeg)

![](_page_12_Picture_9.jpeg)

### **Shared-memory: UMA**

- § **UMA Architecture: switch/bus arbitrates memory access**
	- § Special protocol ensures cross-CPU cache data consistency
	- § Flat memory also known as "Symmetric Multi-Processor" (SMP)

![](_page_13_Figure_4.jpeg)

![](_page_13_Picture_5.jpeg)

## **Shared-memory: UMA/Bus**

#### § **Worst case: bus system provides single bandwidth to multiple processors**

§ Only "**one consumer"** at a time can use the bus and access memory at any one time – No need to provide for faster memory • Collisions occur frequently, causing one or more CPUs to wait for "bus ready" (contention)  $\rightarrow$  Saturation § Multi-core architectures: "consumer" is the L3 cache (due to L3 cache misses)

![](_page_14_Figure_3.jpeg)

![](_page_14_Figure_4.jpeg)

![](_page_14_Figure_5.jpeg)

![](_page_14_Picture_6.jpeg)

### **Shared Memory: UMA/Crossbar**

- § **Best case: memory crossbar switch provides separate data path to memory for each CPU**
- Can saturate full memory bandwidth of every CPU concurrently
	- $(\rightarrow$  Bandwidth is "parallel" resource)
- Contention only if same memory module/bank is accessed by multiple CPUs

![](_page_15_Figure_5.jpeg)

![](_page_15_Picture_6.jpeg)

# **Shared-memory: UMA Nodes**

#### § **Examples:**

■ Intel/AMD Dual-/quad-/hexa-/octo-/.../22-core laptop/desktop/server

processor

- § IBM BlueGene series
- NEC vector systems
- § NVIDIA GPUs
- § Intel Xeon Phi (KNC, KNL,…)
- § **Advantages**
	- Cache Coherence is "easy" to implement
	- Easy to optimize memory access
	- § Incremental parallelization
- § **Disadvantages**
	- § Memory bandwidth and **price** (!) often limit scalability
		- (2 20 cores per UMA node)

![](_page_16_Picture_15.jpeg)

### **Basic Computer Concept**

■ Stored Program Computer" concept (Turing 1936)

**Similar designs on all** modern systems

![](_page_17_Figure_3.jpeg)

![](_page_17_Figure_4.jpeg)

![](_page_17_Picture_5.jpeg)

![](_page_18_Figure_0.jpeg)

- Large DDR4 main memory
- § Built Tianhe-2 supercomputer

![](_page_18_Picture_3.jpeg)

#### **CPU Core**

![](_page_19_Figure_1.jpeg)

![](_page_19_Picture_2.jpeg)

![](_page_20_Figure_0.jpeg)

![](_page_20_Picture_1.jpeg)

#### **Instruction Execution**

This is the primary resource of the processor. All efforts in hardware design are targeted towards increasing the instruction throughput.

Instructions are the concept of "work" as seen by processor designers. Not all instructions count as "work" as seen by application developers!

![](_page_21_Figure_3.jpeg)

![](_page_21_Picture_4.jpeg)

#### **Data Transfer**

Data transfers are a consequence of instruction execution and therefore a secondary resource. Maximum bandwidth is determined by the request rate of executed instructions and technical limitations (bus width, speed).

Clarkson

Example: Adding two arrays **A(:)** and **B(:)**

**do i=1, N**  $A(i) = A(i) + B(i)$ **enddo**

Crucial question: What determines the runtime?

- § Data transfer?
- § Code execution?
- § Something else?

Data transfers:  $8 \text{ byte: } \text{LOAD} \text{ r1} = \text{A}(i)$  $8 \text{ byte: } \text{LOAD} \text{ r2} = \text{B(i)}$ 8 byte: **STORE A(i) = r2** Sum: **24 byte**

## **From Application to CPU**

![](_page_23_Figure_1.jpeg)

- § Application: High Level Programming Language (e.g. C / C++ / Fortran) – portable
- Compiler translates program to **Instruction** set (architecture) (IA32, Intel 64, AMD64 a.k.a. x86, x86\_64)
- Hardware specific execution of **Instruction** Set Architecture (ISA)

![](_page_23_Picture_5.jpeg)

## **DRAM Gap**

![](_page_24_Figure_1.jpeg)

![](_page_24_Picture_2.jpeg)

#### **Solution - Memory Hierarchy**

![](_page_25_Figure_1.jpeg)

![](_page_25_Picture_2.jpeg)

# **Topics of this Lecture**

- Performance Evaluation
- HPC Architectures
- Process vs. Thread

![](_page_26_Picture_4.jpeg)

#### **Definitions: threads vs. processes**

§ A *process* is a "program" with its own address space.

■ A process has at least one thread!

![](_page_27_Picture_3.jpeg)

§ A *thread of execution* is an independent sequential computational task with its own control flow, stack, registers, etc.

▫ There can be many threads in the same process sharing the same address space

![](_page_27_Picture_6.jpeg)

![](_page_27_Picture_7.jpeg)

#### **Threads vs. Processes**

Creation of a new process using fork is expensive (time & memory).

A thread (sometimes called a lightweight process) does not require lots of memory or startup time.

![](_page_28_Picture_3.jpeg)

#### **fork()**

![](_page_29_Figure_1.jpeg)

![](_page_29_Picture_2.jpeg)

![](_page_30_Figure_0.jpeg)

![](_page_30_Picture_1.jpeg)

#### **Threads in a Process**

![](_page_31_Figure_1.jpeg)

#### process

Clarkson **UNIVERSITY** defy convention